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Abstract—The most of the memristor based applications
which have been proposed so far have not considered the par-
asitic components. In this paper, we apply a generic memristor
model which includes the parasitic effects to our proposed
memristive logic architectures. First, we show that the current
response of the memristor has the decaying oscillation when
the unit step function is applied. Then we demonstrated that
our specific memristive logic structure can almost eliminate
those effects which are generated by the parasitic components
of the memristor. In addition, the propagation delay and the
variation of the memristive XOR gate are increased because of
the parasitic components. With the delay analysis on cascaded
memristive logic design, the experimental results show that our
3T-4M memristive XOR architecture can build the more robust
delay based memristive physical unclonable function (PUF)
comparing to the existing memristive PUF.
keywords— memristor, hysteresis loop, memristive Logic
gate, AND, OR, 3T-4M XOR, parasitic effects, physical
unclonable function (PUF).
I. INTRODUCTION
Conventional Metal Oxide Semiconductor (MOS) Transis-
tor is reaching its minimal limit and it may stop shrinking
in near future due to the cost increases in manufacturing.
To keep increasing transistor density and maintaining the
Moore’s Law for a few decades, some chip manufacturers
come up with new transistor typologies e.g. gate-all-around
(GAA) nanowire transistors, III-V FinFET and vertical TFET
etc.. Especially for the vertical transistor with nanoscale
GAA design, it allows the tremendous increase in transistor
density. However, apart from the pure transistor based chips,
another emerging nanoscale electronic element, memristor,
could be a highly promising alternative component for the
evolution of the chips. The memristor as a two terminal
device was proposed by Leon Chua in 1971 [1], and the first
physical memristive device based on titanium dioxide (TiO2)
was fabricated at Hewlett-Packard lab in 2008 [2]. Since
then, a number of memristor models have been proposed
rapidly [2]–[9] with their own attributes (e.g. symmetricity
and operating frequency) and have been applied in differ-
ent areas such as high density memory design [10], [11],
neuromorphic systems [12], [13] and logic design [14]–
[21]. In the beginning, the proposed memristor models used
for these applications did not consider the parasitic effects.
Then, [22]–[24] proposed a generic memristor model with
parasitic components and it corresponds more closely to the
memristive device in the real world. In this paper, we discuss
how the parasitic components of the memristor model effect
our proposed memristive logic architectures [20], [21]; and
we also present the certain advantages of our proposed 3T-
4M logic architecture over the existing 6T-2M logic archi-
tecture [18] while dealing with the cascaded XOR structure.
For example, delay based Physical Unclonable Function
(PUF) [25], [26].
The paper is organised as follows. A generic memristor
model with the parasitic components is reviewed in Sec-
tion II. The parasitic effects of the generic memristor model
on the memristive logic architecture are demonstrated in
Section III. With the help of the cascaded XOR structure,
Section IV shows that our proposed memristive logic ar-
chitectures [20], [21] provide more reliable performance as
compared to the existing memristive logic technique [18].
The paper is concluded in Section V.
II. BACKGROUND
In this section, we give a brief overview of the TiOx based
memristor model with and without parasitic components.
A. Memristor Model without Parasitic Components
One of the most commonly used technologies for fab-
ricating memristive devices are based on oxides [2], [27].
Fig. 1(a) shows a fundamental structure of a TiOx based
memristor. It consists of heavily doped TiO2 x region with
the width of w and zero doped TiO2 region with the width of
D w, where D is the width of the device. When a positive
voltage is applied to the positive terminal (p) of the device,
the oxygen vacancies carried the positive charges in TiO2 x
region drift into the TiO2 region. Therefore, the width w of
the TiO2 x region is increased and the device switches to a
low resistance (Ron) state. However, when a positive voltage
is applied to the negative terminal (n), the oxygen vacancies
are attracted to the p-terminal. This results in a decrease of
the width of TiO2 x region. Therefore, the device switches
to a high resistance (Roff) state. If there is no voltage applied
to either terminal, the boundary between the two regions
freezes. Hence, it allows the memristor to retain its previous
state.
We applied the input voltage, v(t) = Asin(2p f t), to the
memristor at 1MHz, where, A = 1:2V . The memristor current
response as shown in Fig. 1(b) indicates that there is no phase
shift between the input voltage and the output current. Hence,
the memristor is pinched at the origin and Fig. 1(c) illustrates
the memristor pinched hysteresis characteristic.
However, [22]–[24], [28] demonstrated that the pinched
point of some real physical memristive devices may not
placed at origin and it could disappear when the circuit
operates above the certain frequency.
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(a) A TiOx based memristor model.
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(b) The voltage and current in the
memristor.
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(c) Memristor pinched hysteresis
loop.
Fig. 1. Basic memristor model and I-V characteristic.
B. Generic Memristor Model
To emulate the physical memristive device properly, the
paper [22] and [23] proposed a generic memristor model as
shown in Fig. 2(a), where m represents the memristor model
without parasitic components. This generic model consists
of the memristor basic model in parallel with a parasitic
capacitor Cp and a current source Ip. Then, a parasitic
inductor Lp along with a voltage source Ep is connected in
series as shown in Fig. 2(a).
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Fig. 2. Memristor with parasitic components.
To demonstrate the pinched hysteresis loop drifted from
the origin, we assume that Cp = 1pF , Ip = 3mA, Lp = 10nH
and Ep = 30mV . We applied a sinusoidal voltage with 1.2V
to the Fig. 2(a) at 1MHz. The result in Fig. 3(a) observes
that the parasitic components induce the phase shift to the
current response. Therefore, the pinched point drifts from
the origin as shown in Fig. 3(b), thereby non-ideal pinched
hysteresis loop [23]. The voltage source Ep and the current
source Ip directly emulate the phase shift of the current
response. Hence, Fig. 2(b) represents the simplified model
which only considers the capacitor Cp and the inductor Lp
as the parasitic components. The symbol of the Fig. 2(b) is
illustrated in Fig. 2(c).
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(b)
Fig. 3. I-V characteristic of the Fig. 2(a): (a) The input voltage and the
current response of Fig. 2(a), where the red signal is sinusoidal voltage
and the green signal is the current response; (b) The non-ideal I-V pinched
hysteresis loop for Fig. 2(a).
A number of memristor models have been proposed in [2]–
[9]. However, in this case, the model applied for m in
Fig. 2(b) should be asymmetric which is suitable for logic
design. Therefore, the voltage controlled VTEAM model [9]
as one of the most flexible models has been considered as
m in Fig. 2(b) and coded in Verilog-A for all the memristive
logic architectures described in the following sections.
All the designs in this paper were implemented and simu-
lated in Cadence Virtuoso. The supply voltage is VDD = 1V
and the transistors used for the following sections are all
based on 32nm CMOS technology node.
III. PARASITIC EFFECTS ON MEMRISTIVE LOGIC
ARCHITECTURE
In this section, we applied the unite step function to the
single memristor to investigate the decaying oscillation of the
current response. Then the parasitic effects on memristive
logic design will be analysed by implementing the new
generic memristor model to the existing MRL [16] and our
proposed memristive logic architecture.
A. Unit Step Response for the Single Memristor
To evaluate the parasitic effects on the memristive logic
architecture, we demonstrated the unit step response for a sin-
gle memristor model as shown in Fig. 2(b). The impedance
of the memristor for the Low Resistance state (LRS) and
the High Resistance State (HRS) are shown in Eq. (1) and
Eq. (2) respectively.
Zon = (RonjjZC)+ZL =
Ron 1sC
Ron + 1sC
+ sL (1)
Zoff = (RoffjjZC)+ZL =
Roff 1sC
Roff + 1sC
+ sL (2)
ZC represents the effective impedance of Cp which is 1sC .
Similarly, ZL represents the effective impedance of Lp which
is equal to sL. Where, 1s is the Laplace operator for the
integration, and s is used for the differentiation. Hence, the
current response of the memristor is calculated as follows:
I(s) =
V (s)
Zon(s)
=
1
s
Ron 1sC
Ron+ 1sC
+ sL
(3)
Assuming Ron = 500W, C = 10pF and L = 10nH, we
substituted these values into Eq. (3) and applied partial frac-
tion expansion. The poles of the denominator are complex
conjugates which are located in left half of the s-plane.
Hence, the memristor generated the decaying oscillation and
is referred as underdamped which is illustrated in Fig. 4.
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Fig. 4. Step response of the generic memristor model which is shown in
Fig. 2(b): The first signal is the unit step input; The second signal is the
current response of the memristor.
B. Parasitic Effects on Memristive XOR Logic Architecture
We applied the model as presented in Fig. 2(b) to the
Memristor Ratioed Logic (MRL) architecture [16]. The
fundamental idea behind the MRL is that it is used the
programmable resistance of the memristive device to ensure
that the circuit operates like a voltage divider for realising the
Boolean OR and AND functions as shown in Fig. 5(a) and
Fig. 5(b) respectively. The input/output behaviour of OR and
AND operations based on the MRL architecture in Fig. 5 is
presented in Fig. 7. Owing to the parasitic components of the
memristor, the output logic OR and AND operations demon-
strated the decaying oscillation effects which are shown in
Fig. 7, especially, when the logic inputs are at the switching
stages.
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Fig. 5. Memristive AND-OR functionality; (a) OR function, (b) AND
function.
In [20], [21], we proposed the purely memristive XOR
architecture which consists of four memristors M1, M2,
M3 and M4 as shown in Fig. 6(a). Here M1 and M3 are
connected for logical AND gate. M2 and M4 are connected
for logical OR gate. Then, the XOR operation can be
generated by taking the voltage difference between VL1 and
VL2(VL1 VL2) as shown in Fig. 7. Most of the decaying
oscillations generated by the parasitic components have been
cancelled here. To realise the XOR operation, we integrated
the NMOS transistor (NMOST) to the purely memristive
XOR architecture as shown in Fig. 6(a). The gate and the
drain terminals are connected to VL2 (AND) and VL1 (OR)
respectively, where the load resistor RD is used to bias the
NMOST. This results a 1-transistor and 4-memristor (1T-
4M) XOR architecture as shown in Fig. 6(b). However, by
connecting the PMOS transistor (PMOST) to the voltages
VL1 and VL2, the memristive XNOR operation can be realised
in Fig. 6(c) [20], [21]. The output of the 1T-4M XOR
architecture is demonstrated in Fig. 7, as it can be said
that the parasitic effects have been nearly eliminated by the
NMOST.
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Fig. 6. The memristive XOR/XNOR functionality [20], [21]: (a) The
purely memristive XOR functionality; (b) 1T-4M bufferless memristive XOR
functionality; (c) 1T-4M bufferless memristive XNOR functionality.
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Fig. 7. Top two signals are the inputs a and b respectively; third: the output
of VL1 (OR gate); fourth: the output of VL2 (AND gate); fifth: the voltage
difference between the VL1 and VL2; sixth: the output of the 1T-4M XOR
architecture.
IV. DELAY ANALYSIS ON CASCADED MEMRISTIVE XOR
ARCHITECTURE
In this section, we will demonstrate that the parasitic
components such as the Cp and Lp have been included in
Fig. 2(b), then the single memristive XOR gate generates
more propagation delay because of the increase in RC time
constant. This kind of characteristics can be used for gener-
ating delay-based Physical Unclonable Function (PUF) [25],
[26]; and by integrating with those parasitic components,
memristive XOR gate can also increase the degree of the
variation which is shown in Fig. 8. It is in somehow leveraged
the randomness of the PUF. With the help of the 5-stage
memristive XOR gates cascaded, we show that our proposed
3T-4M buffered XOR architecture in Fig. 9(a) provides
robust performance compared with other existing 6T-2M
XOR architecture [18].
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Fig. 8. Monte Carlo simulation on single memristive XOR architecture at
25MHz. The top signals are the outputs from the XOR gate with parasitic
components; the bottom signals are the outputs from the XOR gate without
parasitic component. 15% variation on the size of the memristor (10nm) has
been taken here. (For the sake of simplicity, we sampled 50 points as the
demonstration.)
To evaluate the time delay for each stage of the PUF, we
utilised fully buffered 3T-4M XOR gate as shown in Fig. 9(a)
and constructed them in the fashion represented in Fig. 9(c).
It will become the basic PUF circuit if the D-type flip-flop
is followed by the cascaded XOR gates. Here, C0, C1, C2,
C3 and C4 are the challenge bits. The output q from the D-
type flip-flop is the response bit of the PUF. For the sake of
simplicity, in this case, the challenge bits have been assumed
by exactly the same logic level as C0 =C1 =C2 =C3 =C4.
This results the same XOR behaviour with the propagation
delay between the node x and the node y which are labeled
in Fig. 9(c). Assuming Ron = 500W, Roff = 80kW, Cp = 50 f F
and Lp = 15nH, we run the simulation under 50MHz. The
outputs from the node x and node y are illustrated in Fig. 10.
The blue signal refer to the output from the first stage x and
the green one refer to the output from the fifth stage y. The
propagation time delay from the first stage to the fifth stage
is approximately 0.519ns. Hence, our 3T-4M XOR structure
provides about 0:519=5 = 0:104ns time delay at each stage.
Fig. 10 also represents that our proposed 3T-4M buffered
XOR architecture can still derive the reliable performance
even the signal travelling through multiple stages. To com-
pared our architecture with other techniques, we apply the
6T-2M XOR architecture [18] as shown in Fig. 9(b) to the
Fig. 9(c). One of the problems of this design is that the
resistance of the Ron has to be big enough to ensure that
the two NMOSTs can be biased properly. Hence, the value
of Ron was assumed as 30kW in this case. However, when
this 6T-2M architecture considers the parasitic components,
the circuit in Fig. 9(c) becomes the multiple LC oscillation
circuits connected in series and it increased the the total
inductance of inductors. The output of the 5-stage cascaded
6T-2M XOR gates shows the oscillation as presented in
Fig. 11. Therefore, our proposed 3T-4M buffered XOR
cascaded architecture provides more reliable performance by
comparing with the 6T-2M technique as shown in Fig. 11.
Vdd
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Input
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D
CLK
q
x y
Fig. 9. Cascaded Memristive XOR gates. (a) 3T-4M buffered XOR
architecture; (b) Existing 6T-2M XOR architecture [18]; (c) 5-stage cascaded
memristive XOR gates.
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Fig. 10. The output of the memristive XOR gates between x and y. The
blue signal is the output from the node x and the green signal from the node
y.
V. CONCLUSIONS
This paper discusses the memristor parasitic effects on
both the existing and the proposed memristive logic archi-
tecture. The parasitic components Lp and Cp are considered
with the pure memristor model to form the RLC circuit
which generate the decaying oscillation especially when the
input logic state changes simultaneously. However, most of
these parasitic effects are being cancelled by our 1T-4M
XOR structure as the voltage difference is obtained from the
output. In this paper, we also demonstrated that our 3T-4M
buffered XOR gate produces more variation and propagation
delay with Cp and Lp. With the help of the circuit of 5-
stages cascaded memristive XOR architecture, we calculated
the time delay for each stage which is approximately 0.104ns
at 50MHz. In addition, by comparing with other 6T-2M XOR
technique, the experimental results show that our 3T-4M
structure can still provide more reliable performance even
with parasitic effects. Overall, our 3T-4M buffered XOR
architecture can be used to create the PUF with the high
degree of the randomness.
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